The degradation of n-channel poly-silicon thin film transistor ͑poly-Si TFT͒ has been investigated under dynamic voltage stress. The ON-current of TFT is 0.03 times the initial value after 1000 s stress. However, both the sub-threshold swing and threshold voltage almost kept well during the ac stress. The current crowding effect was rapidly increased with the increasing of stress duration. The creation of effective trap density in tail-states of poly-Si film is responsible for the electrical degradation of poly-Si TFT. Moreover, the damaged regions were evidenced to be mainly near the source/drain regions according to the electrical analyses. Low-temperature polycrystalline-silicon thin film transistors ͑poly-Si TFTs͒ have been widely investigated for flat-panel applications such as active matrix liquid crystal display and active matrix organic light-emitting diode display.
Low-temperature polycrystalline-silicon thin film transistors ͑poly-Si TFTs͒ have been widely investigated for flat-panel applications such as active matrix liquid crystal display and active matrix organic light-emitting diode display. [1] [2] [3] [4] Poly-Si TFTs can be fabricated on low-cost glasses because the maximum process temperature is lower than 600°C. The major advantage of the poly-Si TFT is a higher field effective mobility than that of the a-Si-based TFT. Moreover, the poly-Si TFT can be produced as complementary N-channel and P-channel transistors. Taking advantage of these features, poly-Si TFTs are applied for pixel TFTs and the driver circuits ͑e.g., scan driver͒. If the mobility of poly-Si TFTs is further increased, this poly-Si technology will realize the system on panel ͑SOP͒ which will integrate memory, CPU, and display. 5 However, the traps of grain structures play an important role for the electrical properties and stabilities of poly-Si TFTs. TFT devices in functional circuits serve as the switches and suffer the high-frequency voltage pulses. Previous research reports have shown a relationship between the creation of states and hot-carriers effect by performing dc stress. 6, 7 The degradation mechanism of n-channel TFT under dynamic voltage stress, however, has not yet been clarified. 8, 9 The degraded TFT will seriously influence the operation of the circuits. In this study, the degradation under dynamic operation for poly-Si n-channel TFT will be investigated by electrical analysis in detail.
Experimental
N-channel poly-Si TFTs with top-gate structure were fabricated on a glass substrate without lightly doped drain ͑LDD͒. First, a 50 nm thick amorphous silicon ͑a-Si͒ film was deposited by plasmaenhanced chemical vapor deposition ͑PECVD͒, and, subsequently, the films were dehydrogenated by furnace annealing. After dehydrogenation, the a-Si films were crystallized by XeCl excimer-laser. The power of the line-shaped beam was 350 mJ/cm 2 . Following the laser process, 100 nm thick gate oxide was deposited by PECVD. Then, the implantation was adopted to define the source/drain ͑S/D͒ region. Then an annealing process was performed to activate the dopant impurities. MoW was sputtered as a gate metal. The dimensions of TFTs in this work were L = 9 m, W = 6 m and the overlap of gate metal and S/D junction is 1 m. The cross-sectional views of TFTs were illustrated in Fig. 1 . The stress pulses were performed on the gate electrode as the dynamic stress and source/ drain were grounded, as shown in the inset of Fig. 1 . As for the stress condition, we used the rectangular pulse with amplifier of ±15 V and frequency of 500 kHz. Both the rising time ͑Tr͒ and falling time ͑Tf͒ were 100 ns. Figure 2a shows the I D -V G relationships of n-channel poly-Si TFT ͑L = 9 m͒ with the dynamic stress times for 10 to 1000 s. The distinct decrease in on-current was found with the increasing stress duration. With the stress duration for 10 and 100 s, respectively, the conducting current of TFT operated at V G = 10 V was 90 and 39% of the magnitude of the initial value. After stressing for 1000 s, the on-current of TFT is degraded to 3% of the magnitude of the initial value. However, both the subthreshold swing ͑0.12 V/dec͒ and threshold voltage ͑2.41 V͒ almost kept well during the stressing. The threshold voltage of the TFT is extracted at current density of 10 nA with normalized channel width ͑W͒/ channel length ͑L͒ ratio. From the evolution of the transfer characteristics at the linear operation region with stress time, it is apparent that the impact of the applied stress leads to a parallel decrease of the ON-current operated at the above threshold region of the I D -V G characteristics. In poly-Si TFTs, the degradation under dc stress is usually characterized by a decrease of the sub-threshold slope mainly due to the generation of traps at deep states in poly-Si grains and a threshold voltage shift caused by charge trapping in the gate oxide and at the interface states. 10 However, the experimental data showed that both subthreshold slope and threshold voltage were nearly unchanged in stressed devices in comparison with the nonstressed device. This indicates that the degradation of the n-channel poly-Si TFTs neither occurred by charge trapping in the gate oxide nor by the creation of traps at the deep states. We can infer that the tail states produced by the strained bounding in poly-Si film are mostly responsible for the electrical degradation of TFT. 10 The I D -V D characteristics of the TFT with the dynamic stress times are illustrated in Fig. 2b . It is observed that the current crowding effect on the TFT is significantly enlarged with the increase of stress time. Figure 2b also indicates parasitic resistance contributed to the degradation on electrical properties of the TFT. The parasitic resistance is dependent on the following several factors, such as the trap states near the source/drain junctions, sheet resistance of n+ poly-Si layer, and source/drain contact quality. 11, 12 For a constant W/L ratio, the effect of parasitic resistance can be clearly seen in the output characteristics of TFTs. The large parasitic resistance would result in the current crowding effect, as shown in Fig. 2b .
Results and Discussion
Under the operation of small drain voltages V D and high gate 
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voltages V G , it can be assumed that the turn-on resistance R on of TFT device consists of the channel resistance R ch and the parasitic source/drain resistance R p
where C i is the gate oxide capacitance per unit area and W, L, and V T are the intrinsic device channel width, length, and the threshold voltage, respectively. 13 The parasitic resistance R P of TFT can be extracted through measuring the ON resistance R on from the linear region of TFT output characteristics and through plotting the R on W against the channel length L. 13 To extract the R P , we performed the dynamic stresses on the lengths of TFT for 3, 6, 9, 10, 12, and 30 m with the same stress conditions. The degradation phenomenons of stressed TFTs are similar to the Fig. 2a and b . Figure 3 illustrates the typical gate voltage dependence of the parasitic resistance R p of TFT with various stressing times, respectively. The R p value of the unstressed TFT is significantly lower than that of the stressed ones. Moreover, the R p of the TFT with 1000 s ac stress is strongly dependent on the gate voltages. The value of R p decreases from 6.29 to 0.80 M⍀ when the gate voltage increases from 18 to 30 V. By contrast, the gate-voltage dependence of the R p on unstressed TFT is weaker and just decreases from 0.14 to 0.12 M⍀ The creation of tail states in poly-Si film leads to the increasing of parasitic resistance.
To clarify the location of damaged regions in the TFT after ac stress, electrical analysis using higher drain voltage was performed. Figure 4 shows the I D -V G relations with the drain bias of 8 V after 1000 s stress. The ON-current at saturation region ͑V D = 8͒ is 51% of the magnitude of the initial value which is much better than that at linear region ͑3%͒ after 1000 s stress. For the TFT operated at saturation regime ͑V DS Ͼ V GS -V T ͒, the pinch off region will appear near the drain and the depletion region increasingly expands toward to the source with the increasing of the drain voltage. Carriers are Figure 1 . Dynamic stress on the n-channel poly-Si TFT. The stress pulse was imposed on the gate electrode and source/drain electrodes were grounded. Rising time and falling time were 100 ns. 
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Electrochemical and Solid-State Letters, 8 ͑9͒ H69-H71 ͑2005͒ H70 swept into the drain by the electrical field when they enter the pinchoff region. Note that the carriers moving into pinch-off region are no longer confined to the inversion layer near the surface, but begin to move away the surface into the bulk. Carriers tend to repel the high-resistivity damaged region at the oxide/poly-Si interface near the drain, as shown in the inset of Fig. 4 . As a result, the parasitic resistance resulted from the stressing at the drain side is absent under the saturation operation, since the current has already spread out to the bulk in the pinch-off portion of the channel. Thus, the impact of parasitic resistance on the drain becomes weaker. The measured I D -V G relations are still similar, while the source and drain side of TFT device are exchanged. This phenomenon verifies that the damaged regions were mainly located near the source/drain regions after ac stress.
Conclusion
In this study the distinct decrease in ON-current of n-channel poly-Si TFT was found during the dynamic voltage stress. In spite of electrical degradation appearing at the ON-current of the poly-Si TFT, both the sub-threshold swing and threshold voltage kept in a good condition. This can be inferred that the tail states were produced in poly-Si film due to the ac stress. Additionally, the current crowding effect was increased with the increasing of stress time. The parasitic resistances extracted from the I D -V D curves of poly-Si TFTs were significantly increased after the 1000 s stressing. The creation of effective trap density in tail-states is responsible for the raise of the parasitic resistance and the degradation in ON-current of TFT. Moreover, the damaged regions which contains numerous trap states are evidenced to be mainly near the source /drain regions. 
